University of Bahrain
Scientific Journals

A Cost - Effective Programmable SoC for H.265/HEVC Full Search Motion Estimation using Xilinx ZYNQ-7 ZC706 FPGA

Show simple item record Ismail,Yasser 2018-07-31T08:42:36Z 2018-07-31T08:42:36Z 2016
dc.identifier.issn 2210-1519
dc.description.abstract A complete Full Search Motion Estimation Video system that can be adopted and integrated into H.264/AVC and H.265/HEVC standards. The proposed system reduces the computational complexity as well as hardware complexity. The overall data needed by this system is greatly reduced by using smart and efficient local memory that uses data reuse principle. All components of the proposed system are optimized, and so, the speed of the proposed Motion Estimation system is greatly improved. Both of the current block and the corresponding search area are loaded efficiently inside the Processing Element (PE). The search area is loaded horizontally from a local memory while the current block is loaded once from an external memory. The local memory is implemented using registers and the addressing issues are done using a simple counter. This guarantees a fast processing, regularity of the data flow, simplicity of the hardware design, and 100% utilization factor of all components of the proposed system. Additionally, there are no complicated addressing modes to read or write data to/from the local memory. The proposed architecture is implemented using Xilinx ZYNQ-7 ZC706 FPGA tool. For a search range of 32أ—32 and block size of 16x16, the proposed Motion Estimation system can perform motion estimation of HDTV video at 123.53MHz operating frequency and achieving two levels of data reuse. en_US
dc.language.iso en en_US
dc.publisher University of Bahrain en_US
dc.rights Attribution-NonCommercial-ShareAlike 4.0 International *
dc.rights.uri *
dc.subject Motion Estimation
dc.subject FPGA
dc.subject HDTV
dc.subject H.264
dc.subject AVC
dc.subject H.265
dc.subject HEVC
dc.title A Cost - Effective Programmable SoC for H.265/HEVC Full Search Motion Estimation using Xilinx ZYNQ-7 ZC706 FPGA en_US
dc.type Article en_US
dc.volume 04
dc.issue 01
dc.source.title International Journal of Computing and Network Technology
dc.abbreviatedsourcetitle IJCNT

Files in this item

This item appears in the following Issue(s)

Show simple item record

Attribution-NonCommercial-ShareAlike 4.0 International Except where otherwise noted, this item's license is described as Attribution-NonCommercial-ShareAlike 4.0 International

All Journals

Advanced Search


Administrator Account